The analysis of Taylor-Kuznetsov faulttolerant memories under correlated gate failures

> Srdjan Brkic⁽¹⁾, Predrag Ivanis⁽¹⁾, Goran Djordjevic⁽²⁾, Bane Vasic⁽³⁾

⁽¹⁾ School of Electrical Engineering, University od Belgrade
⁽²⁾ Faculty of Electronic Engineering, University of Nis
⁽³⁾ University of Arizona

Introduction

- It is widely recognized that decreasing transistor size can produce many advantages in terms of computation efficiency.
- However, energy dissipation and noise sensitivity became critical issues.
- Fault tolerance is recognized as on of the top challenges in semiconductor technology.
- Device failures can be broadly divided into three main categories: permanent, intermitted and transient.
- Transient faults are mainly due to single or multiple event upsets or timing errors, and have probabilistic behavior.

Von Neumann's approach to fault-tolerance

- The conventional approach to deal with faulty gates is to make them reliable by multiplexing.
- Von Neumann's architecture corresponds to a repetition coding technique.
- Although multiplexing has the advantage of simplicity, it leads to extremely large hardware redundancy when gate reliability is small.



[1] J. Von Neumann, "Probabilistic Logics and the Synthesis of Reliable Organisms from Unreliable Components", in C. E. Shannon and J. McCarthy, Eds. *Automata Studies*. Princeton: Princeton University Press, pp. 43-98, 1956. 3

Taylor-Kuznetsov (TK) fault-tolerant system

- Use of better error correcting codes (LDPC) can improve performance of fault-tolerant systems.
- A memory built from unreliable components can achieve storage capacity *C* for all memory redundancies greater that



[2] M. Taylor, "Reliable Information Storage in Memories Designed from Unreliable Components", *Bell System Technical Journal*, 47, pp 2299-2337, 1968.

TK scheme as Gallager-B Decoding Algorithm

 Exclusion of one parity check is done by message passing principle.



[3] B. Vasic and S. K. Chilappagari, "An Information Theoretical Framework for Analysis and Design of Nanoscale Fault-Tolerant Memories Based on Low-Density Parity-Check Codes", IEEE Transactions on Circuits and Systems I, *Regular Papers*, vol. 54, no. 11, pp. 2438-2446, Nov. 2007.

Components of TK scheme

- TK scheme is composed of, memory elements, multiinput XOR gates, majority logic gates and 2-input XOR gate.
- Every logic gate in TK scheme can produce an error.
- Multi-input gates are modeled as digital scheme composed of 2-input Boolean functions.
- Original TK scheme was examined in the presents of uncorrelated (Von Neumann type of) errors.
- We analyzed component of TK scheme when, due to noise influence to chips with sub-threshold voltages, error correlation at the output of logic gates exist.

Probabilistic analysis of digital circuits

- The signal probability *p*(*x*) of a logic signal *x* indicates the likelihood that signal *x* is equal to 1.
- Major challenge of probabilistic analysis is dealing with signal correlation.



[4] K. P. Parker and E. J. McCluskey: "Probabilistic treatment of general combinational networks," *IEEE Trans. Comput., vol. C-24, pp. 668-670, 1975.*

Analytical methods for faulty logic gates analysis

$$I_{1}(k) \stackrel{..0100100}{..0110101} \xrightarrow{O(k)} \stackrel{O(k)}{+} \stackrel{O_{e}(k)}{-} O_{e}(k) = xor(O(k) + e(k)), k > 0.$$

- Two soft-error types: unconditional and conditional.
- Unconditional error model probability of error is constant (PDD, Four-Event, TPC...)
- Conditional error model probability of error is datadependent (Bayesian networks, PTM approach...).
- [5]T. Rejimon and S. Bhanja: "Scalable probabilistic computing models using Bayesian networks," *Proc. Midwest Symp. Circuits & Syst., pp. 712-715, 2005.*

^[6] S. Krishnaswamy *et al.:* "Probabilistic transfer matrices in symbolic reliability analysis of logic circuits," ACM Trans. Design Autom. Electron. Syst., vol. 13, Article No. 8, 2008.

Error modelling using Markov chains (1)



 $O_e(k) = xor(O(k) + e(k)), k > 0.$

- Error value *e*(*k*) is formed based on *M* consecutive input values.
- Set of all possible states $S = \{s_1, s_2, ..., s_{2^{2M}}\}$.
- Every state is coded by a binary vector of length 2*M*.

$$s_{i} = \underbrace{\begin{bmatrix} b_{1} & b_{2} & \dots & b_{M} \\ & & & \\ I_{1} & & & \\ & & & I_{2} \\ & & & & \\ & & & \\ & & & & \\ & & & \\ & & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ &$$

Error modelling using Markov chains (2)

- Different error probabilities could be associated to every state: $\mathbf{P}_{\mathbf{e}} = \begin{bmatrix} P_e(s_1) & P_e(s_2) & \dots & P_e(s_{2^{2M}}) \end{bmatrix}$.
- NAND logic gates are most sensitive to errors if both inputs are equal to zero. Consequently, all-zero state has highest and all-ones state lowest error probability.
- The weight of the state s_i , w(i), defines $P_e(s_i)$. $P_e(s_i) = \Pr\{e = 1 | s_i\} = A_i \Pr\{e = 1 | s_0\}, \ 1 \le i \le 2^{2M}.$ $A_i = 1/p^{w(i)}, p \ge 1.$

Error modelling using Markov chains (3)

• If first *N* states cause output value o and the all other states value 1 it follows

$$\begin{split} P_{1,out} &= \Pr\left\{O_e = 1\right\} = \sum_{i=1}^{N} P_1^{w_1(i)} \left(1 - P_1\right)^{M - w_1(i)} P_2^{w_2(i)} \left(1 - P_2\right)^{M - w_2(i)} P_e\left(s_i\right) \\ &+ \sum_{i=N+1}^{2^{2M}} P_1^{w_1(i)} \left(1 - P_1\right)^{M - w_1(i)} P_2^{w_2(i)} \left(1 - P_2\right)^{M - w_2(i)} \left(1 - P_e\left(s_i\right)\right). \end{split}$$

where $w_1(i)$ and $w_2(i)$ denotes the weights of first and second *M* bits in state s_i , respectively.

- The exponents appear as a consequence of multiple discrete times analysis and must not be suppressed.
- To preserve exponents substitution of the variables is done.

Error modelling using Markov chains (4)

• The variable P_k (k=1,2) is substituted with M variables $P_{k,n}$, $1 \le n \le M$ and we have

$$\begin{split} P_{1,out} &= \sum_{i=1}^{N} \prod_{j=1}^{M} P_{1,j}^{s_{i}(j)} \left(1 - P_{1,j}\right)^{\overline{s}_{i}(j)} \prod_{j=M+1}^{2M} P_{2,j}^{s_{i}(j)} \left(1 - P_{2,j}\right)^{\overline{s}_{i}(j)} P_{e}\left(s_{i}\right) \\ &+ \sum_{i=N+1}^{2^{2M}} \prod_{j=1}^{M} P_{1,j}^{s_{i}(j)} \left(1 - P_{1,j}\right)^{\overline{s}_{i}(j)} \prod_{j=M+1}^{2M} P_{2,j}^{s_{i}(j)} \left(1 - P_{2,j}\right)^{\overline{s}_{i}(j)} \left(1 - P_{e}\left(s_{i}\right)\right), \end{split}$$

where $\overline{s}_i(j)$ denotes negation of $s_i(j)$.

- Substitution is carry out through every signal path: $P_1 \rightarrow \{P_{1,1}, P_{1,2}, \dots, P_{1,M}\}, P_{1,1} \rightarrow \{P_{1,11}, P_{1,12}, \dots, P_{1,1M}\}...$
- At the output all exponents are suppressed, and than all variables are turned back into P_1 and P_2 .

Research reported in this presentation was supported by the EU-FP7 Programme, under Grant Agreement 309129 (i-RISC project).

Analytical method – 3-input gate example (*M*=2, *p*=2)



Asymmetric path analysis

 Due to asymmetric paths in the circuit, variables from different levels of substitution can appear in a final expression.

$$P_{out} = \sum_{i} A_{i}(p) P_{e}^{f(i)} \prod_{j=1}^{N_{in}} P_{j}^{a(i)} \prod_{k_{1}=1}^{M} P_{1,k}^{b_{1}(i)} \dots \prod_{k_{N_{in}}=1}^{M} P_{N_{in},k}^{b_{N_{in}}(i)} \prod_{n_{11}=1}^{M} P_{1,11}^{c_{11}(i)}$$

- Variables from parent levels influence on all children variables.
- For example, factor $P_i P_j P_{i,1} P_{i,11}$ reduces to $P_i P_j$.



Research reported in this presentation was supported by the EU-FP7 Programme, under Grant Agreement 309129 (i-RISC project).

Analytical method – 2-input gate example (*M*=2, *p*=2)



Complexity analysis

- The number of variables used in algorithm depends on number of inputs and length of correlated paths.
- N_c input ports are correlated $(x_1, x_2, ..., x_{Nc})$, and $N_{un}(=N_{in}-N_c)$ are independent.
- $D_i^{(j)}, 1 \le i \le N_c, 1 \le j \le N_i$, the length of the *j*-th path in which participate input x_i .

$$\begin{aligned} x_1 &\Rightarrow D_1^{(1)}, D_1^{(2)}, ..., D_1^{(N_1)} \\ x_2 &\Rightarrow D_2^{(1)}, D_2^{(2)}, ..., D_2^{(N_2)} \\ &\vdots \\ x_{N_c} &\Rightarrow D_{N_c}^{(1)}, D_{N_c}^{(2)}, ..., D_{N_c}^{(N_{N_c})} \end{aligned}$$

$$N_{tot} = N_{uc} + \sum_{i=1}^{N_c} \sum_{j=1}^{N_i} M^{D_i^{(j)}}$$

Total number of variables

Probabilistic transfer matrix (PTM) algorithm

• PTM is assigned to each logic element.



17

Modified PTM algorithm (1)

• PTM of individual logic element is modified in order to analyze more general data-dependent error model.



Modified PTM algorithm (2)

- All tensor products are computed using modified PTMs.
- The global PTM is not computed.
- Instead, at each sublevel the distribution of output signal is determined.
- $p_1 = [p_{1,1}, p_{1,2}, ..., p_{1,2^{N_1}}]$ the vector of joint distribution of all possible input combinations, where N_1 denotes number of inputs.
- *p*₁ is substituted with vector *P*'₁ which contains distribution of all possible inputs in *M* consecutive time points

$$p'_1 = \left[p'_{1,1}, p'_{1,2}, \dots, p'_{1,2^{N_1M}} \right].$$

Modified PTM algorithm (3)

• The distribution vector at first sublevel output, *p*₂, can be computed as follows

$$p_2 = p_1' \times M_1,$$

where M_1 represents first sublevel PTM.

Similarly, based on p₂ the vector p'₂ which describes joint distribution of outputs in *M* discreet moments can be calculated

$$p_2' = \left[p_{2,1}', p_{2,2}', \dots, p_{1,2^{N_{2M}}}' \right],$$

where N_2 denotes the number of first sublevel outputs.

• Multiplications with sublevel PTMs and substitution of the level output distribution vectors continues until the circuit outputs are reached.

Research reported in this presentation was supported by the EU-FP7 Programme, under Grant Agreement 309129 (i-RISC project).

Majority logic (ML) and XOR gates



Error probability of 3-input majority logic gate

• Two values of input statistics: $P_1 = \Pr\{I_i=1\}=0.5$ (*i*=1,2,3) and $P_1=0.9$, M=2.



Autocorrelation function of 3-input majority logic gate

• Two values of input statistics: $P_1 = \Pr\{I_i=1\}=0.5$ (*i*=1,2,3) and $P_1=0.9$, M=2, p=2.



Research reported in this presentation was supported by the EU-FP7 Programme, under Grant Agreement 309129 (i-RISC project).

Majority logic gate with different number of inputs (M=2, p=2)



3-input XOR logic circuit performance (M=2)



n-input XOR logic circuit performance

• Input statistics: $P_1 = \Pr\{I_i=1\}=0.5$ (*i*=1,2,3,4,5), *M*=2.



Simplification of error model

- Knowing the input statistics it is possible to form equivalent model of faulty majority logic or XOR gate.
- Faulty gate can be modeled as correct one at which output the error pattern is inserted.
- The statistical properties (average error probability and autocorrelation function) of error pattern must be unchanged.



Conclusion

- The theoretical model for correlated error analysis in digital circuits was presented.
- The two basic components of Taylor-Kuznetsov model are examined – majority logic and *n*-input XOR gate.
- The probabilities of circuits output error obtained by this model have the similar values as in uncorrelated error model, for all cases of practical interest. Thus, simplification of error model was presented.
- Also, the similarities with uncorrelated error model are observed when autocorrelation function is derived.

Thank you!!!